Abstract-There are two main methods to implement FIR filters: software and hardware. In the software method, an FIR filter can be implemented within the processor by programming; it uses too much memory and it is extremely time-consuming while it gives the design more configurability. In most hardware-based implementations of FIR filters, Analog-to-Digital (A/D) and Digital-to-Analog (D/A) converters are mandatory and increase the cost. The most important advantage of hardware implementation of a FIR filter is its higher speed compared to its software counterpart. In this work, considering the advantages of software and hardware approaches, a method to implement direct form FIR filters using analog components and memristors is proposed. Not only the A/D and D/A converters are omitted, but also using memristors avails configurability. A new circuit is presented to handle negative coefficients of the filter and memristance values are calculated using a heuristic method in order to achieve a better accuracy in setting coefficients. Moreover, an appropriate sample and delay topology is employed which overcomes the limitations of the previous research in implementation of high-order filters. Proper operation and usefulness of the proposed structures are all validated via simulation in Cadence.
Introduction
After digital signal processors were introduced to the market, their unique features excelled analog signal processing methods; according to the Moore"s law, processors become more complex and faster every year. In addition, their programmability gives the designer more flexibility. This trend has made digital signal processors more popular and it has led the analog signal processing units become rare [1, 2] . In recent years, increasing speed and reducing size of transistors have been a challenge. Thus, scientists have been looking for any new methods to enhance the performance of processors independent of the so-called trend. One of the approaches is using analog circuits besides digital signal processing units to overcome limitations of digital circuits [3] . This scheme attempts to build or enhance digital structures which not only their execution within digital processors consumes too much energy, but also they can be implemented using pure analog circuits. Filtering is an example of such operations which it is ubiquitous in signal processing applications and it could be a burden on processors. There are various methods to implement filters; practical and well-known topologies are Infinite Impulse Response (IIR) and Finite Impulse Response (FIR) [4] while this work focuses on FIR filters, for they are widely used in signal processing applications. Structure of a direct form FIR filter for m samples is shown in Fig. 1 . ( = 0,1,2, … , ) are filter coefficients; [ ], as the n-th sample, passing through each −1 , is delayed for one sampling period. [ ], is the output of filter which is determined by (1) .
Fig. 1 Direct form FIR filter

Evolution of Memristors
Memistors were devised in 1960 by Widrow as a 3-terminal element to be used in adaptive circuits; its resistance was adjustable by one of its terminals which receives DC current [5] . However, the introduced memistor could not act as the fourth circuit theory element as its I-V characteristic was not fixed and it could only be determined within the circuit which it is used in [6] . Accordingly, in 1968, Fano and colleagues claimed that except resistor, inductor, and capacitor, there is another missing circuit element [7] . In 1971, an article titled "Memristor-The Missing Circuit Element" proposing the fourth 2-terminal circuit element was presented by Chua. He believed that except three main circuit elements (resistor, capacitor, and inductor), another element called "memristor" exists which there is a function between its current flow and its conductance [8] . In 2008, researchers in HP laboratories implemented memristors physically [9] which their circuit model for a memristor is shown in Fig. 2 . The black colored end specifies the polarity of the memristor. If the current flowing through the memristor is injected into it via this end, the resistance of the device is decreased and if the polarity of the current is reversed, the resistance would be increased [10] . Many different models have been presented for memristors [11] [12] [13] [14] [15] [16] [17] [18] . In this work, the HP model is utilized. Today, memristors are used in several applications such as programmable analog circuits [19, 20] , digital circuits [21] , accelerators [22, 23] , signal processing [24, 25] , image processing [26] , neural networks [22, 27, 28] , and etc. Fig. 2 Circuit schematic of a memristor
Background of Memristor-based FIR Filters
There are many different methods to implement FIR filters [29] [30] [31] [32] , but a new approach has been proposed by [33] , shown in Fig. 3 . A similar study has also been conducted in [34] which the results of [33] have been verified by discrete elements instead of CMOS implementation.
In the proposed structure in [33] , using a sampling circuit with a sampling period of T seconds, the input is sampled periodically. Using cascaded samplers, required delays are implemented. Instead of resistors which are not configurable, memristors (as configurable resistors) are used to implement coefficients. Thus, the filter can be adapted to any form by setting memristors" conductance to different values, thus increasing the configurability of filters. The required addition operation can be implemented by operational amplifiers (Op-Amps) in their small signal region. Fig. 3 The whole FIR filter proposed in [33] The proposed structure in [33] which is the base of our research does not have the capability to implement negative coefficients which they are necessary in implementing Type III and Type IV FIR filters. Moreover, its sampling circuit which is based on Switched-Capacitor topology has limitations in accepting a wide range of input voltages. Furthermore, the OPTD circuit which is responsible for handling delays is not suitable for high orders of FIR filters, because of its complexity and inappropriate cascading technique.
Current Work
The purpose of this paper is proposing a novel structure to implement configurable FIR filters using analog circuit elements and memristors and demonstrate its accuracy and proper operation. As the main contribution of this work, a new approach for implementing negative coefficients has been proposed; a heuristic method to reduce the error of implemented coefficients has been applied. Furthermore, using appropriate circuits as the sampling blocks, the input range has been increased. The simple delay units and their interconnection scheme have enabled our proposed structure to avail higher orders of filters compared to other works.
The rest of this paper is organized as the following. The proposed circuits have been provided in section 2. Simulations and their results are all covered in section 3. Section 4 is dedicated to the conclusion.
Main research
The proposed structure for an mth-order memristorbased FIR filter is shown in Fig. 4 . In this scheme, the input signal is sampled by the track-and-hold unit. Passing through delay units, the delayed samples (x[n-m]) are produced. The scaling buffers (a) are used to attenuate the input samples if their amplitude is more than the dead-zone of the memristors (0.1V specified in [34, 35] ). Multiplication of the samples by the coefficients and adding are done by the memristors and op-amps, simultaneously. Each block of the circuit is explained in the following and the advantages of our work over other implementations have been discussed.
Fig. 4 The proposed memristor-based FIR filter(dashed area is for handling negative coefficients)
Handling Negative Coefficients
As mentioned before, the proposed memristorbased FIR filter in [33] is only suitable for implementing specific filters which their coefficients are all positive; because memristors could not get negative values. As the main contribution of this article, a new circuit topology (Fig. 5) to handle negative coefficients is proposed.
Fig. 5 Handling negative coefficients
Applying circuit analysis fundamentals and using (1), output of the proposed structure is determined by (2):
where the filter coefficients are described by (3):
In which + and − are memristance of memristors for handling positive and negative numbers, respectively. In other words, to make a coefficient negative, it is sufficient that + > − , and vice versa. can be used as a degree of freedom to assign the range of memristors.
The maximum resolution of setting memristors is about 7 to 8 bits [34, 35] . In this case, the range of memristance would be divided into about 128 or 256 values. Therefore, in setting filter coefficients, memristance values will be set to one of the acceptable values limited by resolution which this will lead to unavoidable discretization errors in coefficients" values. The following methods are recommended for calculating the value of memristors in the filter.
Simple method:
According to the determined range for memristance [34, 35] , for building positive coefficients, − should be set to − which is the maximum boundary of memristance. Therefore the negative term of (3) would be minimized.
should be chosen in a way that all + fall within the determined range for memristance. For building negative coefficients, + should be set to − and the same approach should be applied. It is obvious that having only one degree of freedom ( ), it is difficult to set the calculated + or − to the memristance which is limited by resolution of memristors or tuning circuits.
Advanced method:
In order to decrease the error of the calculated filter coefficients, , + , − values are determined applying a heuristic approach; hence, there are three degrees of freedom which can result to a better accuracy in setting coefficients . The maximum likelihood criteria is used to minimize the following function in a way that the memristance forming each ̅ are selected considering the acceptable values limited by resolution and giving the minimum F:
where is the target value (the ideal value of the coefficient) and ̅ is the erroneous calculated value of the corresponding coefficient (the value which is implementable with memristors and suggested by the heuristic search algorithm).
It is worth to mention that the op-amp on the final stage is responsible for subtracting the results of the first stage opamps; the value of all the final stage resistors have been selected to be equal deliberately here to give the unit gain to its inputs. Changing these resistors ( ) can give more degrees of freedom in selecting memristors" values, and also amplification or attenuation of the filtered signal.
Sampling Circuit
Sampler as the first stage of the filtering operation can be implemented using multiple topologies. The most wellknown sampling circuit utilizes an N-MOS switch which is illustrated in Fig. 6(a) . The on-resistance of the switch versus input voltage is shown in Fig. 6(b) . It is clear that as the input voltage becomes bigger, on-resistance of the switch becomes worse. This topology has been used in [33] .
(a) (b)
Another approach is using a P-MOS switch instead of a N-MOS one in the sampling circuit. This is illustrated in Fig. 7 (a) and its on resistance versus input voltage characteristic is shown in Fig. 7(b) . Unlike a N-MOS switch, a P-MOS switch shows good switching features in high voltages while it cannot sample the input correctly for low voltages. According to the deficiency of N-MOS and P-MOS switches, for having a larger range of input voltage, a bootstrap switch driving circuit can be used [36] to stabilize the Gate-Source voltage of the switch. Using boot-strap driver increases the overhead. Therefore, a complementary switch which includes both N-MOS and P-MOS switches in parallel without any boot-strap gate drivers can be used. This structure, called a CMOS switch, is shown in Fig. 8(a) and its characteristic is shown in Fig. 8 (b) . Obviously, for a significantly wide range of input voltage, the complementary switch shows a smooth and approximately linear on-resistance. It has to be mentioned that for driving this switch, it is necessary to have a non-overlapping clock generator to produce clk and clk_b illustrated in Fig. 4 [37, 38] . While overcoming the on-resistance problem of the sampling circuit, other side effects such as clock feedthrough [39, 40] , kT/C noise [41, 42] , and charge injection [43, 44] should not be neglected. In our proposed structure for the sampler, in order to overcome the charge injection and the clock feed-through problem, Dummy switches have been used. The overall sampling circuit is presented in Fig. 9 .
Fig. 9 Sampling circuit
Delay Circuit
The designed circuit in [33] uses cascaded monostable circuits for implementing delay units which it not only requires extra hardware but it also limits the flexibility of the circuits to be used in high order filters. In order to make our design suitable for any order, a Master-Slave topology has been proposed which is shown in Fig. 10 . In this circuit, the first stage which receives the input voltage is called the Master, and similarly the second stage is called the Slave. When clk becomes low, master switches will be turned on and the output of the master ( ) will be almost equal to the input voltage. During low state of clk, the slave switches remain off. After clk goes to the high state, the slave switches will be turned on and will be mapped to the output. Similarly, during the high state of clk, master switches remain inactive in order not to change the output in the same clock level. Using this structure, the control circuit presented in [33] is omitted; thus, hardware area is reduced. Clock feed-through is also handled. It is significant to note that clk and clk_b must be completely non-overlapping; in other words, clk_b is the logical NOT of clk. 
Utilized Memristor Model
The model for the memristors used in this paper is the HP model [9] . Ordinary switching characteristics of this model are shown in Fig. 11 , which has been determined by sweeping the voltage across the memristor in [35] . To better illustrate the range of resistors, approximate numbers for the memristance of the device being tested have been presented in Fig. 11 . According to the stability test of the memristor, after it was adjusted to a certain value, it retained its value for 50,000 seconds while being applied a voltage about 100 mV. This test was conducted in 350 K degrees and the value of the memristor was read once every two seconds. Hence, in this work, if the memristors are used in ambient temperature and it is guaranteed that the value of the voltage applied to the memristor not exceed 100mV, it would be possible for memristors to retain their set values more than ten years [35] .
Fig. 11 Switching characteristics of the memristor [35]
The calculated value for and should be adjusted to the memristor by tuning circuits [33, 44] . Having tuning circuits for each memristor can lead to the programmability of the filter for different applications. As mentioned before, it must be noted that a scaling stage (a) is used as a scalar to keep the voltage applied across the memristor below 100mV. This will guarantee that memristors" values for a specific FIR filter will not change by the input signal [34] .
Simulation Results and Discussion
In this section, the simulation results of the memristor-based filter have been presented. All the simulations have been done within the Cadence environment. First, the correct operation of the sampler unit and delay units has been investigated. Then, the structure for a low-pass and a high-pass filter is tested and the results have been illustrated.
To compare the accuracy of the two methods mentioned in section 2.1, they have been used in determining coefficients for 6, 7, and 8 bits of resolution in the simulations. For simplicity, only the output signal for 7-bit resolution has been presented.
Samplers and Delay Unit
The sinusoidal signal defined by (5), represented in blue in Fig. 12 , is applied to the circuit shown in Fig. 4 . The circuit being tested in this section is a fifth-order filter. is set to 5 pF. The output of the sampler circuit is illustrated by black. The other colors represent delayed samples. Fig. 12 verifies the proper operation of the delay units.
( ) = 0.2 sin (2 * 2 * 10 3 ) (5)
Fig. 12 The delayed versions of the input for five orders
Implementation of a Low-Pass Filter
A low-pass FIR filter with the properties presented in Table 1 is aimed to be designed. The determined coefficients are calculated using MATLAB FDA Toolbox. It is to be mentioned that in the majority of laboratory implemented memristors there is an acceptable range for their memristance. For instance, in Fig. 11 , it can be seen that the minimum memristance is 1KΩ but its maximum boundary is 1MΩ. Therefore, should be calculated and selected in a way to make sure that + and − fall in their acceptable region. To test the designed circuit, a signal represented by equation (6) is applied to the filter which contains two different frequency components with equal amplitudes. According to Table 1 
For the designed filter, coefficients have been calculated using both simple and advanced methods based on 6, 7, and 8 bits of resolution. To avoid mass of data, target and calculated values for memristors and coefficients have been presented in Table 2 for only 7-bit resolution.
The percentage of error between the target coefficient value and its calculated value is obtained using equation (7).
The percentage of error for the coefficients has been calculated and visualized in Fig. 13 for 6, 7 , and 8 bits of resolution. It is clear that the maximum error occurred in setting coefficients for advanced method is less that 1% while it is more than 40% for the simple method. As an example, Fig. 15 shows the output of the circuit for both simple and advanced methods; the yellow trace (input signal) contains 5 kHz and 60 kHz components while, as expected, the output is just the shifted version of the lowfrequency component of ( ). The shift between input and output is the intrinsic characteristic of FIR filters. The outputs for both simple and advanced methods are similar which this is the result of the fact that the significant difference between two methods is mainly in two coefficients which they cannot change the characteristic of the filter considerably. 
Implementation of a High-Pass Filter
Similar to the design process of the low-pass filter, a high-pass one is designed and evaluated to show the feasibility of negative coefficients which has been proposed in this work. The requirements of the 11 th order filter are shown in Table 3 . The calculated values for the memristors are presented in Table 4 . The applied signal to the filter is described by equation (8) which consists of two frequency components, 2 kHz and 90 kHz. To illustrate the operation of the filter, the amplitude of the high-frequency component of the input signal is intended to be much smaller than the low-frequency component. The simulation result in Fig. 16 shows that the high-frequency component of the input signal exists in the output and the low-frequency component is totally filtered. 
It is also visible in Fig. 17 that the maximum error for the simple method, like the low-pass filter, is extremely high (about 70%). In contrast, the error for advanced method is below 1% which shows the advanced method"s competency over the simple method. This can also be justified using Fig.  16 . In Fig. 16 (a) the low pass component"s smooth existence is not ignorable in the output while in Fig. 16 (b) the output does not seem to have any considerable low-frequency component. Similar to the low-pass filter in section 3.2, the frequency response of the designed high-pass filter is shown in Fig. 18 which demonstrates that the performance of the advanced method for calculation and optimization of filter coefficients is slightly better than the simple method. 
Conclusion
Being a fundamental part of signal processing applications, FIR filters have too much cost in terms of energy for processors while they can be implemented using analog components. In this work, a new scheme is proposed to implement general purpose configurable memristor-based FIR filters. A new circuit for handling negative filter coefficients is developed and tested. In addition, proposing a new technique for sampling and delay units, the problems of the former research, namely, bad sampling switch selection, clock feed-through, limited order of the filter have been overcome. Finally, to verify the propoer operation of the designed circuits, a low-pass and high-pass filter is simulated. To enhance the accuracy of implemented coefficients, a heuristic method is applied to calculating memristors" values. The simulations show correct operation of the proposed structures and improvement in coefficients accuracy.
The potential future research can be implementing other configurable filters along with applying other heuristic or nature-inspired optimization algorithms to calculating memristor values especially in high-order filters to save both time and enhance accuracy. 
